


# Ultra-low power capacitive sensor and touch switch for human body detection and system wake-up with absolute & relative switching threshold

# 1 General Description

The integrated circuit MS8892B is an ultra-low power capacitive sensor specially designed for human body detection and as wake-up source for ultra-low power systems. It offers two operating modes: meter mode or switch mode. In switch mode the sensor capacitance is compared with the internal reference capacitance. The capacitance threshold can be set absolutely or relative to a baseline value, which is automatically determined and therefore includes fabrication and material tolerances. The comparator output is available at a circuit pin in switch mode or can be read via the I<sup>2</sup>C serial interface. The MS8892B can also be operated in meter mode where the absolute capacitance value of the sensor is measured. The MS8892B can optionally be operated with a latching output. In this configuration it can be used as a wakeup device and directly control a power-management IC (PMIC), an LDO, or a PMOS type power-switch for achieving the lowest possible power consumption for ultra-low power systems. The output is fully configurable for CMOS or open-drain active-low or active-high driver modes. An external clock input allows the power consumption of the MS8892B to be further minimized. This saves system power when a clock is already available from a real time clock (RTC) or nano-timer. The configuration of the various options is performed via the I<sup>2</sup>C serial interface. After programming the configuration to the one-timeprogrammable (OTP) memory, the MS8892B can be operated in switch mode as a stand-alone solution.

# 2 Typical application



# **3** Applications

- Human body detection (e.g. in-ear phone, finger detection)
- Wrist detection (e.g. wearables or medical wearables)
- Capacitive sensor
- Touch and proximity switch
- System wake-up controller

# 4 Features

- Capacitive sensor with direct digital output
- Meter mode or switch mode
- Average current for 2 measurements/s in switch mode typ. 65nA (no noise filter) with external clock source
- Average current for 2 measurements/s in switch mode typ. 725nA (no noise filter)
- Idle current typ. 50nA
- Active current during measurement typ. 11µA
- Capacitance meter with a measuring range covering 0.2 to 1.0pF with a resolution of 8 bits
- Individually programmable threshold capacitance in switch mode
- Automatically adjusted switching threshold in switch mode with a programmable threshold step size
- Programmable measuring interval in switch mode
- Programmable noise filter in switch mode
- Latching output to directly control power state of a PMIC or a PMOS power switch
- Fully configurable complementary output driver
  - Selectable output polarity
  - o CMOS or open-drain output driver
  - Internal switchable pull-up/down resistor in open-drain configuration to avoid static current in the resistor
- I<sup>2</sup>C serial interface available at pins SDA and SCL
- I<sup>2</sup>C address pin allowing operation of two MS8892B on a single bus
- No external components needed
- Sensor capacitance can be realized with conductive tracks on PCB or casing
- Voltage operating range 1.8 to 4.5V
- Temperature operating range -40 to 85°C
- Available in QFN16 3x3x0.85mm
- Other packages possible for larger quantities

# 5 Ordering Information


Туре	Package	Shipping	Article No.
	QFN16 3x3mm	Q1/22	9160465
MS8892B	CSP12	on request	
	1.03x1.52mm		

Table 1: Ordering information

# **MS8892B**



# 6 Pinout



# 7 Pin description

Pin	Pin	Symbol	Туре	Description	
QFN	CSP	Symbol	туре	Description	
1	2	VDD	supply	Positive supply voltage	
2	3	OPOL_A0 <sup>1</sup>	digital input	Output signal polarity and reset state selection Also used as user-defined I <sup>2</sup> C sub-address bit 0, connect to VSS or VDD	
3	4	TRIGGER <sup>1</sup>	digital input	External trigger to start measurement in switch mode, connect to MCU, VDD or VSS, depending on chosen operating mode. TRIGGER is also used for applying the programming voltage during programming of the OTP memory.	
4	5	VSS	supply	Negative supply voltage	
5		n.c.		Not connected; pin can be left open	
6	6	SA	digital output	Sensor electrode, driver signal	
7		n.c.		Not connected; pin can be left open	
8	7	OUT	digital output	<ul> <li>Switch mode output, CMOS push-pull or open-drain stage wi integrated pull-up/down resistor</li> </ul>	
9	8	INIT <sup>1</sup>	digital input	(Re)initialize the baseline capacitance value in relative threshold mode Resets the output state in latching mode Connect to VSS if not used in the application	
10	9	RSTN <sup>2</sup>	digital input	Reset input, low active, internal pull-up	
11	10	CLKIN <sup>1</sup>	digital input	External clock input	
12	11	SDA	digital I/O	I <sup>2</sup> C-bus serial bidirectional data line; open-drain	
13	12	SCL	digital input	I <sup>2</sup> C-bus serial clock input	
14		n.c.		Not connected; pin can be left open	
15	1	SB <sup>3</sup>	analog input	Sensor electrode, input signal	
16		n.c.		Not connected; pin can be left open	
17			bottom pad	Bottom thermal pad of QFN package should be connected to VSS level	

Table 2: Pin description

<sup>&</sup>lt;sup>1</sup> The inputs TRIGGER, INIT, CLKIN, OPOL\_A0 must be connected to valid logic levels in the application.

<sup>&</sup>lt;sup>2</sup> The input RSTN can be left floating or connected to a capacitor to VSS

 $<sup>^3</sup>$  SB is internally switched to VDD over an  $8k\Omega$  resistor when the measurement is inactive



# 8 Basic functionality




Figure 4 shows the block diagram of the circuit MS8892B. The circuit has one capacitive sensor channel CS, consisting of sensor output SA and sensor input SB. The sensor capacitance is measured by comparing the charge transferred at the sensor input with a reference charge defined by Cref and the voltage VDAC. VDAC is the output of the digital-to-analog converter DAC1. The equilibrium, where both charges are equal is defined by the following equation.

$$V_{DD} \cdot CS = VDAC \cdot Cref$$

The MS8892B can be operated in meter mode or switch mode. In meter mode, the sensor capacitance CS is measured and converted to an 8-bit digital value which represents the absolute sensor capacitance. The measured value is read out via the I<sup>2</sup>C serial interface.

In switch mode the charge transferred from SA to the SB sensor input, which linearly depends on the sensor capacitance, is compared with a reference charge defined by Cref and VDAC. If the sensor capacitance drops below or rises above the threshold capacitance value  $C_{TH}$  is detected by the comparator CP1 and indicated by a change of the signal CP from logical '0' to logical '1'. Noise suppression is done with a programmable noise filter. The noise filter has three levels (no, low and high filter). The signal CPF is the sensor output after the noise filter and is available at the output OUT. The polarity of the sensor output can be set by the bit CFPOL in register OPT2:

CFPOL = '0': OUT is logical '1' if  $C_S$  is smaller than  $C_{TH}$ 

CFPOL = '1': OUT is logical '1' if  $C_S$  is larger than  $C_{TH}$ 

The state of the switch mode output signal CPF can be read via the I<sup>2</sup>C serial interface

The external reset pin RSTN allows a reset from an attached controller or a watchdog circuit. Additionally, the reset duration can be extended in applications where noise or instability of the rising power-supply require a longer reset. The RSTN pin is internally connected with a pull-up resistor to VDD and the delay time can be defined by choosing the value of an externally connected capacitor CR to VSS.


# 8.1 Measuring sequence in switch mode


In switch mode the capacitance of the sensor is compared with a capacitance threshold. This is done by comparing charges. The result of the comparison is available at the output OUT or over the I<sup>2</sup>C serial interface. A measurement in switch mode is either started with a single trigger (over input pin




TRIGGER or by the I<sup>2</sup>C serial command COMP) or executed periodically. The measuring method and interval are defined by option MI in the options register OPT1 and by the logical value of pin TRIGGER.

Each measuring phase has 1 (M1), 4 (M1 to M4) or 16 (M1 to M16) measuring cycles. The number of measuring cycles is defined by the level of the noise filter. The level of the noise filter is set according to option CF in the options register OPT1. The noise filter is switched off completely if option NoF (options register OPT2) is set to logical '1'. The evaluation result is available after the last measuring cycle. Figure 5, Figure 6 and Figure 7 show the measuring sequences for different filter levels.








The OTP memory read-out sequence is started  $\frac{1}{2}$  torp before the first measuring cycle M1 and stopped at the first falling edge of SA. The duration of torp is equal to one measuring cycle. The read-out of the OTP memory bits can be suppressed in RAM mode (register OPT2). This can be important for proper evaluation of the threshold capacitance. RAM mode is only possible if input TRIGGER is set to logical '1' (sections 9.3.5 and 10.1).



#### 8.2 Measuring sequence in meter mode

The meter mode is used to measure the absolute sensor capacitance of CS. The measured value of CS can be used to configure the fixed threshold of the switch mode or be used in a connected microcontroller for further evaluation. The meter mode is started by sending the command MCS to the MS8892B. Meter mode is only possible if input TRIGGER is set to logical '1' and the measuring interval MI in the options register OPT1 is set to single trigger or no trigger before applying the command MCS.



The command MCS runs through the measuring sequence as shown in Figure 8. The 8-bit digital capacitance value (B7 to B0) is evaluated with a successive approximation ADC via a binary search through all quantization levels. The measurement is finished after the measurement of the last bit (B0). The MS8892B enters the idle mode (oscillator disabled) after the end of the measurement.

#### 8.3 Threshold setting for switch mode

The MS8892B supports both, an absolute, fixed capacitance threshold and alternatively a relative threshold referencing to an automatically determined baseline capacitance, which takes manufacturing and material tolerances into account. The threshold mode is defined in the option THM in the register OPT2. The threshold value is defined in the register RTH, which has two different interpretations, depending on the threshold mode option THM:

- a) In the absolute threshold mode (option THM = '0'), RTH holds the 8-bit fixed threshold C<sub>TH</sub> in the parameter FTH[7:0]).
- b) In the relative threshold mode (option THM = '1'), RTH holds the threshold polarity in bit STP and the threshold step size C<sub>STEP</sub> in the parameter CSTEP [6:0] (the threshold step height).

The baseline capacitance value  $C_{BL}$  in the relative threshold mode corresponds to the capacitance value when the sensor is built into the target device and when it is not touched. Therefore, the baseline value  $C_{BL}$  takes into account variations of material properties (dielectric constant, thickness) and mechanical fabrication tolerances. The baseline is obtained by a regular capacitance measurement and is stored in the register CVAL.

ТНМ	STP	Mode	Switching threshold
0	-	Absolute threshold	$C_{TH} = FTH[7:0]$
1	0	Relative threshold, negative step	$C_{TH} = CVAL[7:0] - CSTEP[6:0]$
1	1	Relative threshold, positive step	$C_{TH} = CVAL[7:0] + CSTEP[6:0]$

Table 3 Threshold	capacitance	in different modes
-------------------	-------------	--------------------

If an overflow or underflow occurs in the threshold calculation, the effective threshold is clamped to the respective maximum value (0xFF or 1000 fF) or minimum value (0x00 or 200 fF). An overflow or underflow error is visible in the result register RES, bit ERR (Section 0).







Figure 9: Absolute threshold operation (THM = '0')



The measurement of the baseline capacitance  $C_{BL}$  is executed in three situations: (1) immediately after power-up of the MS8892B in stand-alone operation, (2) by the I<sup>2</sup>C command MCS, and (3) by a positive pulse applied to the pin INIT. In periodic compare measurement mode (TRIGGER = '1' and MI  $\neq$  '00' or TRIGGER = '0'), the INIT pulse schedules the next measurement to be a baseline measurement, rather than a regular compare measurement. In single trigger mode (TRIGGER = '1' and MI = '00'), the INIT pulse immediately performs a baseline measurement.

Changing between absolute threshold mode and relative threshold mode is possible. The registers RTH and OPT1 must be programmed accordingly. To prevent false results due to periodic measurements during the mode change, it is suggested to put the device in single trigger mode before the threshold mode is reconfigured.

# 8.4 Clock generation & external clock input


The MS8892B supports two clock sources selectable by the option CLKS in register OPT1. The integrated oscillator is used as the main clock source, always controlling the measuring sequences. The oscillator runs nominally at  $f_{OSC} = 32.8$ kHz.

If option CLKS = '0-' the internal oscillator runs continously and controls the measuring interval when option MI is set to periodic measurements. The oscillator is not needed to control the measuring interval if the measuring interval MI is set to single trigger. In this case the oscillator is switched off at the end of the measuring sequence and the MS8892B enters the idle state.

If option CLKS = '1-' the external clock input on pin CLKIN is selected to control the measuring intervals defined in MI. In this case the internal oscillator is powered down even in the periodic measurement modes, and is only started to perform the actual measuring sequences. Two nominal frequencies are supported on CLKIN, 1024 Hz and 8192 Hz. If the CLKIN frequency differs from the selected nominal frequency, the measuring intervals change accordingly.


The current consumption is highest during the measurement sequence where measurement blocks are active. In periodic measurement modes, the power consumption is dominated by the oscillator power consumption. This consumption can be reduced using the external clock input if an external ultra-low power oscillator is available in the system, for example an RTC.





# 8.5 Single hardware trigger in switch mode

Pin TRIGGER can be used to trigger a single compare measurement. A negative pulse at pin TRIGGER of duration  $t_{TRG}$  activates a single trigger. A single measuring sequence is started after the time  $t_{TRG}$ . A trigger of a single measurement is only possible if the measuring interval MI is set to single trigger.



### 8.6 Single software trigger in switch mode

Command COMP executes a single compare measurement. A trigger of a single measurement is only possible if the measuring interval MI is set to single trigger and pin TRIGGER is set to logical '1'.

#### 8.7 Stand-alone operation in switch mode

After programming the non-volatile memory, the MS8892B can be used in switch mode without control of a microcontroller. Pin TRIGGER must be set to logical '0' for periodic measuring interval or to logical '1' for single trigger operation.

Pin TRIGGER set to logical '0' automatically starts a compare measurement about 30ms after powerup. This first measurement reads-out the non-volatile memory and sets the programmed options. The following measurements are executed according to the programmed interval. The measuring interval is 32 measurements per seconds if the measuring interval MI is not programmed (MI[1:0] = '00')

Registers RTH, OPT1 and OPT2 are always overwritten by the non-volatile memory contents prior to a measurement if pin TRIGGER is set to logical '0'.

### 8.8 Measuring range

The capacitance measuring range covers 0.2 pF to 1.0 pF with an ADC/DAC resolution of 3.1 fF (256 steps). The capacitance measurements in the meter mode have an 8-bit result, which is stored in the register CVAL.



#### 8.9 Sensor signal polarity & noise filter

The output CP of the sensor charge comparator is input to the polarity selection and the digital noise filter.

#### 8.9.1 Polarity selection




Figure 13: Polarity selection and digital filter




Table 4: Polarity selection




Figure 14 illustrates the most common case, where a finger or object touching the sensor leads to a reduction of the sensor capacitance  $C_S$ . In this situation, a touch is detected in switch mode when  $C_S < C_{TH}$ , which leads to a positive output CP of the comparator CP1 (Figure 4). If a low-active signal CPF is needed after the filter – which in particular is required for the latching mode (section 8.12.2) – the polarity of CPF must be inverted by setting the option bit CFPOL = '1'.<sup>4</sup>

The state of signal CPF is available in register RES for read-out over the I<sup>2</sup>C bus.

#### 8.9.2 Noise filter

In the noise filter, three different levels of noise suppression can be selected:

• No noise filtering

The noise filter is switched-off if option NoF in the options register OPT2 is set. Option NoF overrules the settings made with option bit CF. The noise filter can only be disabled with option bit NoF if pin TRIGGER is set to logical '1'.

• Noise suppression CF = low

4 measurements are performed per measurement phase. The signal at the output of the noise filter (CPF) changes the state if at least 3 measurements per measurement phase are equal (= 3 detections). The signal at the output of the noise filter remains at its previous state otherwise.

<sup>&</sup>lt;sup>4</sup> Further signal polarity aspects are treated in section 8.12.3 and a complete overview is given in section 12.3.



#### • Noise suppression CF = high

16 measurements are performed per measurement phase. The signal at the output of the noise filter (CPF) changes the state if at least 12 measurements per measurement phase are equal (= 12 detections). The signal at the output of the noise filter remains at its previous state otherwise.

Noise suppression	NoF	CF	Measurements	Minimum number of detections	Measuring duration <sup>5</sup>
No	1	-	1	1	0.06 ms
Low	0	0	4	3	0.24 ms
High	0	1	16	12	0.98 ms

Table 5: Noise suppression

#### 8.10 Hysteresis

The comparator has a built-in hysteresis as an additional noise filter. The amplitude of the hysteresis is equal to +/- CU. CU is the unit capacitance and typically 3.1 fF. The hysteresis is switched off in meter mode and is also switched off when the noise filter is switched off (input TRIGGER = '1' and option bit NoF = '1').

#### 8.11 Measuring interval

In switch mode the measuring sequence can be executed on demand (single trigger) or periodically. The minimum measuring interval is given by the duration of the measurement sequence plus  $\frac{1}{2}$  torp, which must be obeyed in single trigger mode.

In periodic mode, three nominal measuring intervals of 32, 8 or 2 measurements per second are supported to allow a trade-off between reaction time and power consumption. The measuring intervals are directly influenced by the clock frequency of the internal oscillator respectively the external clock source.

If the clock frequency  $f_{CLKIN}$  in external clocking mode differs from its nominal value of either 1024 Hz or 8192 Hz, the measuring intervals differ accordingly. This property of the MS8892B can be used to generate arbitrary measuring intervals by applying a custom  $f_{CLKIN}$  frequency.

мі	Nominal measuring rate	Maximum reaction time
00	Single trigger	n/a
01	32 measurements / s	32 ms
10	8 measurements / s	125 ms
11	2 measurements / s	0.5 s

Table 6 Measuring intervals and reaction time

# 8.12 Output logic, latching and driver

The MS8892B is equipped with a fully configurable output stage, which supports CMOS or open-drain driver mode with selectable active-high or active-low operation. In open-drain mode, an internal pull-up/down resistor is available, which is disabled when the output is driven to its active level. This avoids static current flow in the resistor. Signal polarity and reset state of the output are selectable. A latch allows storage of a touch event and keeps the output in its active state until it is cleared again. A functional diagram of the output stage is shown in Figure 15 below.

The signal CPF from the digital noise filter is the input to the output section. Option bits OLM, DRV and PUE control the behavior of the output stage, and pin OPOL\_A0 together with option bit OPOL\_INV control the reset state and polarity of the output pin OUT.

<sup>&</sup>lt;sup>5</sup> The measuring duration does not include the OTP read-out time (section 8.1)



#### 8.12.1 Output driver mode

Option DRV defines the driver mode of the output. The output driver mode can be CMOS (output is actively driven high or low) or open-drain (output is driven either active low or active high). In open-drain mode, the opposite (inactive) level is achieved by the internal or an external pull-up/down resistor.

DRV	Driver OUT		
0	CMOS push-pull		
1	Open-drain, low- or high-active		

Table 7: Output of	driver mode
--------------------	-------------

In open-drain mode, option PUE enables or disables the internal pull-up/down resistor on pin OUT (R1 in Figure 15). When OUT is driven to its active level, the internal pull resistor R1 is disconnected from OUT in order to avoid static power dissipation.


PUE	Internal pull-up/down	
0	Internal pull resistor disabled	
1	Internal pull resistor enabled, if in open-	
	drain driver mode (DRV = '1')	

Table 8 Internal pull-up/down resistor mode

The output polarity setting defines if the output is actively driving low or high in open-drain mode.

OPOL_A0 pin	OPOL_INV option bit	OUT driver	OUT level
0	0	active low	OUT = CPF
0	1	active high	OUT = not CPF
1	0	active high	OUT = not CPF
I	1	active low	OUT = CPF

Table 9 Output active state in open-drain driver mode





#### 8.12.2 Output latching mode

Option OLM enables the latching mode of the output stage. If the latching mode is enabled, each activation of the sensor is stored in the latch and the output will keep its active state even when the sensor is de-activated again.

In order to use the latching mode, the polarity of signal CPF must be configured to be low when the sensor is activated (touched) using option bit CFPOL (section 8.9.1).<sup>6</sup>

The latch can be cleared with the  $I^2C$  command LCLR or by pulling the input pin INIT to logical '1' for a duration longer than  $t_{CLR}$ .

OLM	Driver OUT		
0	Direct output mode, not latching		
1	Latching output mode		

Table 10: Output latching mode

In open-drain driver mode, an external circuit can also drive the signal OUT. If the latching mode is enabled, such an external event will also be stored in the latch of the MS8892B. OUT will then be driven and maintained active by the internal driver until the latch is cleared.

The latch state LAS and the latch-setting source LATS (either sensor touch or external event) are available in the register RES and can be read with the I<sup>2</sup>C command RRES.

The output latching mode is mainly foreseen for the ultra-low power wake-up feature. For application information see section 12.2.

#### 8.12.3 Output polarity & reset state

When the MS8892B is used as a wake-up controller it is essential that the output is in the active state after power-up or reset. This enables the system power of the application and allows the MCU to configure the MS8892B for further operation. The output active level and therefore the reset state of pin OUT is defined with pin OPOL\_A0.

The level of pin OPOL\_A0 also defines the I<sup>2</sup>C address of the device (section 9.1.1). If a second MS8892B is attached to the same I<sup>2</sup>C bus, it must be configured with the second I<sup>2</sup>C address by setting the pin OPOL\_A0 to the opposite level than the OPOL\_A0 level of the first device. This in turn defines the polarity and reset state of this second device. With the option OPOL\_INV the output polarity can be inverted again if required. The reset state however is fixed and solely depends on the level of pin OPOL\_A0.<sup>7</sup>

OPOL_A0 pin	OPOL_INV option bit	OUT reset state	OUT polarity	OUT level <sup>8</sup>
0	0	0	active low	OUT = CPF
	1		active high	OUT = not CPF
1	0	4	active high	OUT = not CPF
	1	Ι	active low	OUT = CPF

Table 11 Output polarity setting

#### 8.12.4 Output stage summary

The number of options, which have been described individually above, allows a multitude of configurations. The following tables give an overview of the output states in the different modes. Table 12 presents the output behavior for an active low polarity configuration and Table 13 for an active high configuration. In both cases, the internal pull-up/down resistor is enabled (PUE = '1').

<sup>&</sup>lt;sup>6</sup> Configuring CPF to be low-active is recommended even if latching is not enabled.

<sup>&</sup>lt;sup>7</sup> This behavior is considered acceptable, as usually only one MS8892B will have the role of a power controller in the system.

<sup>&</sup>lt;sup>8</sup> In the open-drain mode, CPF is handled as a low-active signal. CPF = '0' enables the driver transistor, while CPF = '1' is the inactive level, releasing the driver.

Output driver mode and state	OLM	DRV	CPF	OUT
Direct output (not latching), CMOS push-pull driver		0	0	0
	0	0	1	1
Direct output (not latching), open-drain driver	0	1	0	0
Direct output (not later ling), open-drain driver		1	1	pulled high
		0	0	0
Latching enabled, CMOS push-pull driver			4	0 (latch set)
	1		I	1 (latch cleared)
	1		0	0
Latching enabled, open-drain driver		1	4	0 (latch set)
			I	pulled-up (latch cleared)

Table 12: Logic behaviour of the output stage, *active low* mode, PUE = '1'

Output driver mode and state	OLM	DRV	CPF	OUT
Direct output (not latching), CMOS push-pull driver		0	0	1
Direct output (not laterinig), Oliveo push pui unver	0	0	1	0
Direct output (not latching), open-drain driver		1	0	1
Direct output (not latching), open-drain unver		1	1	pulled low
			0	1
Latching enabled, CMOS push-pull driver		0	4	1 (latch set)
	1		I	0 (latch cleared)
	I		0	1
Latching enabled, open-drain driver		1	4	1 (latch set)
			1	pulled low (latch cleared)

Table 13 Logic behaviour of the output stage, active high mode, PUE = '1'

# 9 I<sup>2</sup>C interface

The MS8892B has a slave receiver/transmitter I<sup>2</sup>C serial interface. SDA is data I/O and SCL is clock. SDA is used as an input or as an open-drain output. It is actively pulled low and must be passively held high by the external pull-up resistors on the I<sup>2</sup>C bus.

# 9.1 I<sup>2</sup>C protocol

The following symbol set is used in the subsequent figures showing the I<sup>2</sup>C protocol.

- **S** = START symbol
- **Sr** = START repeated
- P = STOP symbol
- **A** = Acknowledge bit
  - $\circ$  = sent from I<sup>2</sup>C slave
  - sent from I<sup>2</sup>C master

#### 9.1.1 Addressing

The I<sup>2</sup>C slave address has 7 bits. The slave address of the MS8892B is shown in the following table.

		7.0	A2	A1	A0
Value 0 1	1 0	0	1	0	OPOL_A0

Table 14: Selectable I<sup>2</sup>C slave address of MS8892B

The lowest address bit is defined by the logic level on the pin OPOL\_A0. In this way, two MS8892B instances can be addressed on a single I<sup>2</sup>C bus, at the 7-bit addresses 0x24 and 0x25.

#### 9.1.2 I<sup>2</sup>C master writes command

This protocol is used, if the I<sup>2</sup>C master only needs to send a single command to the MS8892B without additional data. The 8-bit command C7 to C0 is transmitted in the first data byte.

Preliminary







Figure 16: I<sup>2</sup>C command transmission


#### 9.1.3 I<sup>2</sup>C master writes one byte

This protocol is used, when the I<sup>2</sup>C master needs to program a register. The command part (C7 to C0) specifies the write register command including the selection of the register. The data byte (D7 to D0) contains the register content to be written.



#### 9.1.4 I<sup>2</sup>C master reads one byte

In order to read a register, the I<sup>2</sup>C master first has to send the corresponding read command. Therefore, the transmission starts with a command-write sequence. The transmission is not stopped after this. A repeated start is sent followed by a retransmission of the address. In this second part the R/W bit is set to logical high, indicating to the slave that it must transmit the data byte.



# 9.2 I<sup>2</sup>C command table

Table 15 is a list of all allowed commands. Other commands are not allowed.

Command byte (C7 to C0)	Symbol	Function	Transfer type
00h	MCS 9 10	Measure CS	Command
01h	RCS	Read CS (register CVAL)	Read 1 byte
02h	COMP <sup>9</sup>	Compare (switch mode)	Command
03h	RRES	Read comparison results (register RES)	Read 1 byte
04h	LCLR	Clear output latch	Command
05h	WTH	Write register RTH	Write 1 byte
06h	RTH	Read register RTH	Read 1 byte
07h	WOPT1	Write register OPT1	Write 1 byte
08h	ROPT1	Read register OPT1	Read 1 byte
09h	WOPT2	Write register OPT2	Write 1 byte
0Ah	ROPT2	Read register OPT2	Read 1 byte
0Bh	PTH	Program register RTH to OTP memory	Command
0Ch	POPT1	Program register OPT1 to OTP memory	Command
0Dh	POPT2	Program register OPT2 to OTP memory	Command

Table 15: I<sup>2</sup>C command table

<sup>&</sup>lt;sup>9</sup> Before sending the next command after an MCS or COMP command, a waiting time of  $\geq$  2 ms is required for the completion of the measurement.

<sup>&</sup>lt;sup>10</sup> A measurement in meter mode is only executed if the measuring interval MI is set to single trigger. The CVAL register will not change its content if an MCS command is issued during periodic compare measurements.



# 9.3 Register description

# 9.3.1 Register overview

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset value
CVAL			CVAL[7:0]					'0000 0000'	
RTH	STP		FTH[7:0] CSTEP[6:0]				,0000 0000,		
OPT1			CLKS[1:0] MI[1:0] NoF CF		ʻxx00 0000'				
OPT2	OPOL _INV	THM	PUE	OLM	CF POL	DRV	INT	RAM	'0000 0000'
RES					ERR	LATS	LAS	CPF	'xxxx 0000'

Table 16: Register overview

#### 9.3.2 CVAL: Capacitance value of sensor CS, lower 8 bits

Bit(s)	Symbol	Function	Reset value
7:0	CVAL[7:0]	Capacitance value of sensor CS (lower 8 bits B7B0). The value is binary coded. The LSB value is defined by the unit capacitance CU (Section 8.8) This value serves also as the baseline value for the threshold in the automatic threshold setting mode.	'0000 0000'

Table 17: Description of CVAL - capacitance value of sensor CS



#### 9.3.3 RTH: Fixed threshold capacitance or relative threshold step size for sensor CS

The RTH register has two interpretations. If the MS8892B is configured for a fixed absolute threshold (THM = '0' in register OPT2), then RTH contains the 8 bits FTH[7:0] of the fixed threshold capacitance. When the relative threshold mode is enabled (THM = '1' in register OPT2), then RTH contains the threshold step polarity bit (STP) and the 7-bit relative threshold step height (CSTEP).

Bit(s)	Symbol	Function	Reset value
7:0	FTH[7:0]	Absolute threshold capacitance value for sensor CS in switch mode (lower 8 bits). The value is binary coded. The LSB value is defined by the unit capacitor CU (Section 8.8)	'0000 0000'

Table 18: Description of RTH (THM = '0') - threshold capacitance for sensor CS

Bit(s)	Symbol	Value	Function	Reset value
7	STP	'0' '1'	Relative threshold step polarity negative threshold step positive threshold step	,0,
6:0	CSTEP[6:0]		Relative threshold step height. The value is binary coded. The LSB value is defined by the unit capacitor CU (Section 8.8) This value is added/subtracted to/from the threshold baseline value in CVAL to determine the switching threshold in relative threshold mode.	'000 0000'

Table 19: Description of RTH (THM = '1') - threshold step height

#### 9.3.4 OPT1: Options register 1

Bit(s)	Symbol	Value	Function	Reset value
7:6	n/a	n/a	n/a	n/a
5:4	CLKS[1:0]		Clock source selection	'00'
		'O-'	- internal oscillator (32 kHz)	
		'10'	- external clock input, 1024 Hz	
		'11'	- external clock input, 8192 Hz	
3:2	MI[1:0]		Measuring interval	'00'
		'00'	- single trigger	
		'01'	- periodic, 32 measurements per second	
		'10'	- periodic, 8 measurements per second	
		'11'	- periodic, 2 measurements per second	
1	NoF	ʻ0'	Noise filter switched on	ʻ0'
		'1'	Noise filter switched off	
0	CF		Noise suppression	<b>'</b> 0'
		'0'	low (3/4 detections)	
		'1'	high (12/16 detections)	
			Note: Bit NoF overrules this setting	

Table 20: Description of OPT1 - options register 1

#### 9.3.5 OPT2: Options register 2

Bit(s)	Symbol	Value	Function	Reset value
7	OPOL_INV		Output polarity inversion	<b>'</b> 0'
		<b>'</b> 0'	Output polarity is the same as the level on pin OPOL_A0	
		'1'	Output polarity is the inverse of the level on pin OPOL_A0	
6	THM		Absolute / relative threshold mode	<b>'</b> 0'
		<b>'</b> 0'	absolute threshold mode	
		'1'	relative threshold mode	
5	PUE		Enable for internal pull-up/down resistor on OUT pin	ʻ0'
		<b>'</b> 0'	Internal pull resistor disabled	
		'1'	Internal pull resistor enabled if in open-drain configuration	
			(DRV = '1')	
4	OLM		Output latching mode	ʻ0'
		<b>'</b> 0'	Direct output mode, not latching	
		'1'	Latching output mode	
3	CFPOL		Comparator/filter output polarity selection	ʻ0'
		'0'	not inverted, CPF is high if $C_S < C_{TH}$	



# Preliminary



		'1'	inverted, CPF	is high if Cs > Стн	
2	DRV	'0'	CMOS output	CMOS output driver (OUT)	
		'1'	Open-drain ou	tput driver (OUT)	
1	INT		Interrupt over I <sup>2</sup> C bus		'0'
		'0'	Interrupt mode	disabled	
		'1'	Interrupt if CPF	<sup>-</sup> state changes	
0	RAM		Source of configuration		ʻ0'
		'0'	ROM mode:	RTH, OPT1, OPT2 are overwritten by	
				corresponding OTP memory registers	
				prior to measurement	
		'1'	RAM mode:	RTH, OPT1, OPT2 are never overwritten	
				prior to measurement	
			Note: The RAM	I bit is not written to or read from OTP	

Table 21: Description of OPT2 - options register 2

# 9.3.6 RES: Comparison result & latching state register

Bit(s)	Symbol	Value	Function	Reset value
7:4	n/a		n/a	n/a
3	ERR	'0' '1'	Relative threshold calculation error state Valid threshold calculation result Overflow (positive threshold step) or underflow (negative threshold step) has occurred in threshold calculation <sup>11</sup>	,0,
2	LATS	'0' '1'	Latching trigger source (when LAS = '1') Output latching triggered internally by touch event Output latching triggered externally by pulling OUT low/high	·0'
1	LAS	'0' '1'	Output latching state Output latch clear Output latch activated, OUT driven actively low Note: Output latching mode is only enabled when OLM = '1'. Otherwise LAS = '0'	,0,
0	CPF	'0' '1'	Comparison result sensor CS $C_S > C_{TH}$ (CFPOL = '0') $C_S < C_{TH}$ (CFPOL = '0') Note: The CPF value can be inverted with CFPOL = '1'	·0'

Table 22: Description of RES - comparison result & latching state


<sup>&</sup>lt;sup>11</sup> Section 8.3 describes the threshold setting for switch mode measurements. If an overflow occurs in the relative threshold calculation, the resulting threshold value is clamped to the value of 0xFF corresponding to 1000 fF. If an underflow occurs, the resulting threshold value is clamped to the value of 0x00 corresponding to 200 fF

# **MS8892B**

Preliminary




# 9.4 Interface timing



# 9.5 Interrupt over I<sup>2</sup>C bus

In order to flag a switching event – corresponding to a level change of the internal signal CPF – over the I<sup>2</sup>C bus, the MS8892B can behave like an I<sup>2</sup>C master with restricted functionality. A CPF level change is signaled by sending a START condition, immediately followed by a STOP condition. This is illustrated in Figure 20. No further I<sup>2</sup>C master capabilities are supported.



The I<sup>2</sup>C master has to detect the START-STOP condition and react accordingly. In order to enable this mode, the MS8892B has to be set into interrupt mode in register OPT2.

<sup>&</sup>lt;sup>12</sup> The timing values are specified in section 11.3



#### 10 OTP memory


#### 10.1 RAM or ROM operation

Option RAM in the register OPT2 defines if the configuration registers RTH, OPT1 and OPT2 are overwritten by the corresponding OTP memory registers prior to each measurement. The default logical state of option RAM is '0' after power-up. This means that the registers are overwritten from the OTP memory prior to measurement. Before changing any of the registers RTH, OPT1 or OPT2 option RAM must be set to logical '1'. This guarantees that the volatile registers RTH, OPT1 and OPT2 are not overwritten again by the OTP memory contents prior to any measurement. Option RAM can only be set if pin TRIGGER is set to logical '1'.

#### **10.2 OTP programming**

After setting the registers RTH, OPT1 and OPT2 the register contents can be programmed to the OTP memory. These registers must be programmed to the OTP memory if the MS8892B needs to function stand-alone. The OTP memory bits can be programmed once from logical '0' to logical '1'. Once programmed, they cannot be reset to logical '0' anymore.

The OTP programming sequence is started with one of the commands PTH (OTP programming of register RTH), POPT1 (OTP programming of register OPT1) or POPT2 (OTP programming of register OPT2). These commands enable the programming mode. The non-volatile programming of the OTP memory bits is then done by applying a programming pulse at pin TRIGGER with voltage  $V_{PROG}$  and duration  $t_{PROG}$ . The programming mode must be left latest after the OTP programming of the last register. This is done by sending any I<sup>2</sup>C command except PTH, POPT1, POPT2 to the MS8892B.





# **11 Electrical Characteristics**

#### **11.1 Limiting values and ESD protection**

Name	Parameter	Min	Max	Unit
V <sub>DD</sub>	Positive supply voltage wrt to V <sub>SS</sub>	-0.5	9.0	V
VI	Input voltages wrt to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
II, Io	Input and output currents	-10	10	mA
Ivss	Total current to V <sub>SS</sub>	-25	25	mA
Ртот	Power dissipation		100	mW
T <sub>stg</sub>	Storage temperature	-60	+125	°C
TJ	Junction temperature		+125	°C
Vesd	Electrostatic discharge voltage (HBM JS-001-2017)		+/- 2000	V

Table 23: Limiting values<sup>13</sup> and ESD protection<sup>14</sup>

# 11.2 DC characteristics

Conditions:  $V_{DD} = 3V$ , Tamb = 25°C, if not stated otherwise

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Positive supply voltage		1.8		4.5	V
		Idle state, oscillator disabled		50		nA
		Idle state, oscillator enabled,		720		nA
		MI = periodic				
		Active current during measurement		11		μA
		Average current (switch mode),		735		nA
IDD.INT	Operating current,	2 measurements/s, CF = low				
IDD,INT	internal oscillator	Average current (switch mode),		800		nA
		32 measurements/s, NoF = '1'				
		Average current (switch mode),		860		nA
		32 measurements/s, CF = low				
		Average current (switch mode),		1.1		μA
		32 measurements/s, CF = high				
		Idle state, oscillator disabled,		tbd		nA
		f <sub>CLKIN</sub> = 8.192 kHz				
		Idle state, oscillator disabled,		tbd		nA
		fclkin = 1.024 kHz				
		Average current (switch mode),		tbd		nA
		2 measurements/s, CF = low,				
		fclkin = 8.192 kHz				
	Operating current,	Average current (switch mode),		tbd		nA
,	external clock source	2 measurements/s, $CF = low$ ,				
		fclkin = 8.192 kHz				
		Average current (switch mode),		tbd		nA
		32 measurements/s, CF = low,				
		$f_{CLKIN} = 1.024 \text{ kHz}$			-	
		Average current (switch mode),		tbd		nA
		32 measurements/s, CF = low,				
		f <sub>CLKIN</sub> = 1.024 kHz				

<sup>&</sup>lt;sup>13</sup> These are stress ratings only. Stress above one or more of the limiting values may cause permanent damage to the device. Operation of the device at these or at any other conditions above those given in the characteristics section of the specification in not implied. Exposure to limiting values for extended periods may affect device reliability.

<sup>&</sup>lt;sup>14</sup> Inputs and outputs are protected against electrostatic discharge during normal handling. However to be totally safe, it is advisable to undertake precautions appropriate to handling MOS devices.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Sensor cap	bacitance				•	
CS <sub>typ</sub>	Typical range of sensor		200		1000	fF
	capacitance					
CU	ADC resolution		2.95	3.1	3.25	fF
OTP memo	ory programming characterist	ics				
Vprog	OTP programing voltage	Device in OTP programming mode	9.9	10.0	10.1	V
Digital inpu	its (OPOL_A0, CLKIN, INIT, S	SCL, SDA, RSTN)			•	
VIL	Input low level		Vss		0.3V <sub>DD</sub>	V
	for digital inputs					
VIH	Input high level		$0.7V_{DD}$		V <sub>DD</sub>	V
	for digital inputs					
Rrstn	Pull-up resistor on RSTN			153		kΩ
Digital inpu	it / output (OUT)			•	•	
	Output low level	I <sub>OUT</sub> = 2mA	Vss		0.2V <sub>DD</sub>	V
V <sub>OL</sub>	for digital outputs					
Vон	Output high level	loυτ = -2mA, DRV = '0'	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	for digital outputs					
Іоит	Output current	DRV = '0'	-5		5	mA
Rout	Switchable pull-up	DRV = '1' and PUE = '1'		175		kΩ
ROUT	resistor on OUT					
Analog inp	ut (SB)					
Vai			Vss		Vdd	V
PC interfac	e pins			•	•	
Vo:sda	Output low level on SDA	$I_{SDA} = 2mA$	Vss		0.2V <sub>DD</sub>	V
Temperatu	re range			•	•	•
Tamb	Operating temperature		-40	25	85	°C
	range					

Table 24: DC characteristics



# 11.3 AC characteristics

Conditions:  $V_{DD} = 3V$ ,  $T_{amb} = 25^{\circ}C$ , if not stated otherwise

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fosc	Oscillator frequency		30	32.8	35.6	kHz
t <sub>meas:sw</sub>	Measuring time for single	NoF = '1'		0.06		ms
	measurement cycle in switch	NoF = '0', CF = '0'		0.24		ms
	mode					1115
		NoF = '0', CF = '1'		0.98		ms
t <sub>meas:meter</sub>	Measuring time for single			0.49		ms
	measurement sequence in					
	meter mode					
fмı	Measuring rate in switch	MI[2:0] = '01'		32		Hz
	mode	MI[2:0] = '10'		8		Hz
		MI[2:0] = '11'		2		Hz
f <sub>CLKIN</sub>	External clock frequency	CLKS[1:0] = '10'		1024		Hz
		CLKS[1:0] = '11'		8192		Hz
t <sub>OTP</sub>	OTP read-out time			0.06		ms
t <sub>TRG</sub>	External single trigger		1	50	100	μs
t <sub>NOF</sub>	Delay of polarity change	Polarity change of pin TRIGGER			2	ms
-		'0' to '1' or '1' to '0'				
<b>t</b> BLM	External baseline	Positive pulse on pin INIT	1	50	100	μs
	measurement trigger pulse					
t <sub>LCLR</sub>	Delay of latch clearing	Polarity change of pin INIT '0' to			2	ms
		(1)				
<b>t</b> RSTN	Power-on reset duration	C <sub>RSTN</sub> = 1 nF		175		μs
		C <sub>RSTN</sub> = 100 nF		17.5		ms
OTP progr	ramming characteristics					
t <sub>PROG</sub>	OTP programming pulse		95	100	105	ms
tP:pre	Time between end of OTP		0.1			ms
·	programming command and					
	start of OTP programming					
	pulse					
tP:post	Time between end of OTP		0.1			ms
	programming pulse and start					
	of next I <sup>2</sup> C command					
I <sup>2</sup> C interfa	ce characteristics (SDA, SCL)					
tsp	Pulse width of spikes that		0		100	ns
	must be suppressed					
f <sub>SCL</sub>	SCL clock frequency		0		100	kHz
thd:sta	Hold time (repeated) START		4.0			μs
	condition					
tsu:sta	Setup time (repeated)		4.7			μs
	START condition					
tLOW	LOW period of the SCL		4.7			μs
	clock					
tнigн	HIGH period of the SCL		4.0			μs
	clock					
thd:dat	Data hold time		50			ns
tsu:dat	Data setup time		250			ns
tr	Rise time SDA, SCL				1	μs
t <sub>f</sub>	Fall time SDA, SCL				0.3	μs
tsu:sto	Setup time for STOP		4.0			μs
	condition					
<b>t</b> BUF	Bus free time between		4.7			μs
	START and STOP					
t <sub>D:STASTO</sub>	Duration of interrupt over I <sup>2</sup> C	Interrupt mode enabled		3		μs
	bus pulse on SDA line		1	1		

Table 25: AC characteristics



# **12** Application information


#### 12.1 Basic sensor design

Many parameters define the sensor's capacitance value and its sensitivity. It is therefore not possible to give exhaustive design guidelines. The following design guidelines are meant as a starting point for the application specific sensor design. More details are given in the MS8892B application note (separate document).

Figure 22 shows a basic sensor layout. The sensor capacitor has two electrical conductors SA and SB. SA is the transmitter and SB is the receiver. The transmitter SA surrounds the receiver as much as possible. This gives the highest capacitance and also the highest immunity to noise. The sensor's capacitance is increased by increasing the sensor's antenna length *lb*. The sensor's capacitance is also increased by lowering the distance *d* between the transmitter and the receiver and by increasing the SA and SB conductor widths *wa* and *wb*.

It is important to shield (e.g. with VSS lines and/or a VSS grid) the receiver antenna between the MS8892B package pins and the sensor area. The shielding capacity must not exceed 5pF. If properly shielded, the sensor is only sensitive at the sensor area and also the capacitance is only defined by the sensor area.

Figure 23 shows the typical sensor's relative capacitance value as a function of the distance to an object. The sensor capacitance is changed if an object (e.g. finger) is approaching the sensor area. The dependence between sensor capacitance and distance to the object depends on many parameters and must be evaluated in the application. A small distance *d* between SA and SB reduces the relative sensitivity for objects at large distances (curve A is almost flat for large distances). And a large distance *d* between SA and SB increases the relative sensitivity for objects at large distances.




The sensor capacitance and the relative capacitance change can be optimized with capacitance simulations of different sensor layouts.



#### 12.2 Ultra-low power wake-up controller

Figure 24 illustrates the application of the MS8892B as an ultra-low power wake-up controller.



The system consists of a power management IC (PMIC), a system controller (MCU), and the two wakeup sources capacitive touch sensor MS8892B (green) and the real-time clock (RTC). For simplicity, other system elements like sensors, memories, RF modules etc., which are connected to the MCU, are not explicitly shown in the diagram.

The MCU and the rest of the system are supplied by a switched power supply. Disabling the system power enables the lowest possible power consumption in power off mode, in which even the leakage current of the system is avoided.

Wake up sources from this power off mode are the capacitive touch sensor MS8892B and the RTC. A touch event or an RTC alarm enable the system power by controlling a switch in the PMIC. The outputs of the MS8892B and the RTC are both low-active open-drain types and are connected together (signal nEN).

A high level on signal nEN is achieved by a pull-up resistor. To reduce external components, the MS8892B contains an internal pull-up resistor, which can be optionally enabled. If the signal nEN is driven to logic low level by the MS8892B, the internal pull-up resistor is disconnected to avoid the static current flow. This is a further method to reduce power consumption in ultra-low power systems.

The system power state is kept in the internal latch 'L' in the MS8892B. The latch 'L' will be set (thus switching on the switched power via enable) by a touch event or when the RTC pulls the signal nEN low due to an alarm.

After power-up the MCU is in control and can read out the wake-up source from the MS8892B. It can re-configure the parameters of the MS8892B and the alarm settings of the RTC.


The system will return to the power off mode by clearing the latch in the MS8892B, which in turn disables the switched power supply. The latch can be cleared by an I<sup>2</sup>C command or an optional hardware signal from a GPIO of the MCU to the INIT pin of the MS8892B (not shown in the diagram).

In this application example, further power is saved by clocking the MS8892B from a permanent clock signal from the RTC (external clock). This allows the internal oscillator of the MS8892B to be disabled.



#### 12.3 Output stage polarity setting

The polarity and reset state of the digital output OUT depends on number of configuration options, which are specified individually in sections 8.9 and 8.12. This section presents the topic in an overview and gives a recipe to select the configuration options. Figure 25 shows an overview of the signal path and illustrates the polarity setting aspects.



When the MS8892B is used as a wake-up controller it is essential that the output is in the active state after power-up or reset, which in turn enables the system power and allows the MCU to configure the MS8892B for further actions.

The procedure to configure the polarity setting of the MS8892B includes the following steps:

- 1. Determine whether a touch event increases or decreases the sensor capacitance. Decrease is the most common. Set option bit **CFPOL** in register OPT2 such that a touching finger leads to a low level on CPF. CFPOL = '1' is needed if touching the sensor decreases the capacitance.
- 2. Define if low active or high active output polarity is required by connecting **pin OPOL\_A0** to GND (low active output) or VDD (high active output).

The reset level of OUT after power-up is in the active state. Thus, if a low level of OUT is required after power-up, pin OPOL\_A0 must be tied to GND, and vice versa. Consider that the level of OPOL\_A0 also determines the I<sup>2</sup>C address of the device.

3. Choose the remaining parameters defining the characteristics of the output stage, like driver mode (**DRV**), pull resistor enable (**PUE**), and latching mode (**OLM**).


If a second MS8892B is attached to the same I<sup>2</sup>C bus, it must be configured with the second I<sup>2</sup>C address by setting the OPOL\_A0 pin to the opposite level of the OPOL\_A0 pin of the first device. This also defines the output polarity of this second device. In this case, the output polarity can still be inverted by the option OPOL\_INV if required.




# 13 Production note

# 13.1 QFN16

# 13.1.1 QFN16 package outline



#### 13.1.2 PCB design




Symbol	Value	Tolerance	Unit
Р	0.5	±0.03	mm
Ax	3.8	±0.03	mm
Ay	3.8	±0.03	mm
Bx	2.1	±0.03	mm
By	2.1	±0.03	mm
С	0.85	±0.03	mm
D	0.3	±0.03	mm

Table 26: QFN16 footprint dimensions






Solder mask opening for PCB area: If necessary, the edge of the solder mask opening around the PCB pads can be set up to the edge of the pad (A). If the distance between the pads is insufficient for the solder mask (B) then the mask can be set to the bottom and the top edges of the pads (C).



#### 13.1.3 Assembly instructions

The recommended stencil thickness is 0.10 to 0.13mm. Refer to Figure 29 and Table 27 for layout and dimensions.



Symbol	Value	Tolerance	Unit
Р	0.5	±0.03	mm
Ax	3.64	±0.03	mm
Ay	3.64	±0.03	mm
Bx	2.28	±0.03	mm
By	2.28	±0.03	mm
С	0.68	±0.03	mm
D	0.24	±0.03	mm

Table 27: Stencil dimensions


The recommendations in the table above are based on a stencil thickness of 0.10 to 0.13mm and the PCB footprint size given in section 13.1.2. The stencil dimensions are 80% of the footprint size. Both the stencil thickness and dimensions are recommendations. The stencil thickness and dimensions may have to be adjusted to take into account other components on the board. For example, components with leads may typically require a little more solder to compensate for co-planarity problems. Generally speaking increasing the stencil thickness and/or dimensions result in more solder being deposited and



increases the risk of bridging. Decreasing the stencil thickness and/or dimensions results in less solder being deposited and increases the risk of insufficient solder for a good solder joint.

# 13.1.4 Recommended reflow parameters

The reflow profile is dependent on many different parameters. The profile here is given as a guide. It may be necessary to adjust the profile slightly depending on the solder flux and equipment used. The key temperature/times associated with the different reflow oven zones are defined in J-STD-020.




The maximum reflow temperature is 260°C. The moisture sensitivity level is 1 (MSL1).



# 13.2 CSP

#### 13.2.1 Bump coordinates and dimensions



Bump No.	X (µm)	Y (µm)	Item	Value	Tolerance
1 (SB2)	-595	360	Chip size (D)	1.52mm	±30µm
2 (VDD)	-225	355	Chip size (E)	1.03mm	±30µm
3 (POL)	-595	53	Chip thickness (A2)	525µm	±20µm
4 (TRIGGER)	-225	0	Bump height	100µm	±15µm
5 (VSS)	-225	-355	Bump height inclusive redistribution (A1)	112µm	±19µm
6 (SB1)	-595	-362	Chip thickness including bumps (A)	637µm	±39µm
7 (OUT1)	595	-362	Bump diameter (b)	172µm	±17µm
8 (OUT2)	150	-355	Bump placement	±3µm	
9 (SA1)	225	0	Bump material	Sn (97.5%) Ag (2.5%)	
10 (SA2)	595	53	Alignment mark	100μm x 100μm	
11 (SDA)	225	355			
12 (SCL)	595	360			
Alignment mark	375	-355			

 Table 28: Solder bump coordinates and dimensions



#### 13.2.2 Packaging tape




Figure 32:	Packaging	tape and	chip	orientation
			÷p	


Symbol	Description	Value	Tol.	Unit
Ao	Pocket x	1.20	±0.10	mm
B <sub>0</sub>	Pocket y	1.65	±0.10	mm
D <sub>0</sub>	Diameter	1.55	±0.05	mm
	sprocket			
	hole			
D1	Diameter	0.55	±0.05	mm
	pocket hole			
F	Center of	3.5	±0.05	mm
	sprocket hole to			
	center of			
	pocket			
K <sub>0</sub>	Pocket z	0.7	±0.05	mm
P <sub>0</sub>	Hole pitch	4.0	±0.10	mm
P1	Pocket pitch	4.0	±0.10	mm
P <sub>2</sub>	Pocket to	2.0	±0.05	mm
	sprocket hole			
	pitch			
Т	Таре	0.30	±0.05	mm
	thickness			
W	Tape width	8.0	±0.30	mm

Table 29: Tape dimensions for CSP package



#### 13.2.3 PCB design


The values given in this section are recommendations for PCB designs with Ni/Au pad surface finish.



Symbol	Description	Value	Tol.	Unit
D	Pad diameter	220	±20	μm
W	Width of pad	100		μm
	connection	200		

Table 30: CSP footprint dimensions

It is recommended to use a non-solder mask defined (NSMD) layout for the PCB pads with a distance of 50µm between the PCB pad and the edge of the solder mask opening.



#### 13.2.4 Assembly instructions

For solder paste deposition it is recommended to use an electropolished laser-cut stencil with a thickness of 80µm and a circular aperture with a diameter of 200µm.

It is recommended to use a type IV solder paste, preferably mildly activated (RMA), with a solder particle diameter of 20 to 38µm.

The assembly procedure for the CSP package is compatible with surface mount procedures.

The CSP package must be placed on the PCB using a pick and place machine with optical alignment. The alignment can be verified using the package outline. The misalignment must not exceed  $\pm 50\mu$ m in both directions.


The CSP package does not require underfill.

#### 13.2.5 Recommended reflow parameters

The reflow profile is dependent on many different parameters. The profile here is given as a guide. It may be necessary to adjust the profile slightly depending on the solder flux and equipment used. The key temperature/times associated with the different reflow oven zones are defined in J-STD-020.

Preliminary





The maximum allowed reflow temperature is 260°C. The moisture sensitivity level is 1 (MSL1).



# 14 Legal disclaimer

This product is not designed for use in life support appliances or systems where malfunction of these parts can reasonably be expected to result in personal injury. Customers using or selling this product for use in such appliances do so at their own risk and agrees to defend, indemnify and hold harmless Microdul AG from all claims, expenses, liabilities, and/or damages resulting from such use of the product.

# **15 Contents**

1 Ge	neral Description1
	pical application1
3 Ap	plications1
4 Fe	atures1
5 Or	dering Information1
6 Pir	nout
7 Pir	description2
8 Ba	sic functionality
8.1	Measuring sequence in switch mode 3
8.2	Measuring sequence in meter mode 5
8.3	Threshold setting for switch mode5
8.4	Clock generation & external clock input 6
8.5	Single hardware trigger in switch mode 7
8.6	Single software trigger in switch mode7
8.7	Stand-alone operation in switch mode 7
8.8	Measuring range7
8.9	Sensor signal polarity & noise filter
8.10	Hysteresis9
8.11	Measuring interval9
8.12	Output logic, latching and driver
	interface 12
9.1	I <sup>2</sup> C protocol12
9.2	I <sup>2</sup> C command table 13
9.3	Register description 14
9.4	Interface timing17
9.5	Interrupt over I <sup>2</sup> C bus17
	P memory
10.1	RAM or ROM operation18
10.2	OTP programming18
	ectrical Characteristics19
11.1	Limiting values and ESD protection 19
11.2	DC characteristics 19
11.3	AC characteristics21
	plication information22
12.1	Basic sensor design22
12.2	Ultra-low power wake-up controller 23
12.3	Output stage polarity setting24
	oduction note25
13.1	QFN1625
13.2	CSP
	gal disclaimer32
15 Co	ntents